Abstract-A transformer-based high-order output matching network is proposed for broadband power amplifier design, which provides optimum load impedance for maximum output power within a wide operating frequency range. A design methodology to convert a canonical bandpass network to the proposed matching configuration is also presented in detail. As a design example, a push-pull deep class-AB PA is implemented with a third-order output network in a standard 90 nm CMOS process. The leakage inductances of the on-chip 2:1 transformer are absorbed into the output matching to realize the third-order network with only two inductor footprints for area conservation. The amplifier achieves a 3 dB bandwidth from 5.2 to 13 GHz with +25.2 dBm peak P sat and 21.6% peak PAE. The EVM for QPSK and 16-QAM signals both with 5 Msample/s are below 3.6% and 5.9% at the output 1 dB compression point. This verifies the PA's capability of amplifying a narrowband modulated signal whose center-tone can be programmed across a large frequency range. The measured BER for transmitting a truly broadband PRBS signal up to 7.5 Gb/s is less than 10 13 , demonstrating the PA's support for an instantaneous wide operation bandwidth.
I. INTRODUCTION
C MOS technology offers a powerful platform for realizing a full radio system on a single chip with its unparalleled integration level and extensive digital processing capability. However, power amplifier, which greatly affects the entire transmitter's power efficiency and output signal quality, still remains one of the most challenging blocks for full transceiver implementation in CMOS. Due to the limited device breakdown voltage, the output matching network for a CMOS PA requires a large impedance transformation ratio to generate high output power. This often results in prohibitive passive loss and complicates the design process.
In addition, besides conventional PA metrics, such as output power and efficiency, various emerging applications may pose further requirements on the PA's operation bandwidth. Modern communication systems often demand a large instantaneous bandwidth to support ultrahigh data rate modulation. Applications such as smart antennas and cognitive radios require transmitting at programmable center-frequencies within a large bandwidth to achieve frequency multiplicity [1] , [2] . Furthermore, advanced radar imaging and biomedical sensing/imaging systems need the power stage to amplify truly broadband signals, such as pulses for target detections [3] , [4] . For example, a chirped radar imaging system utilizes the correlation between the incident and the reflected pulses. The system's spatial resolution is determined by the correlation function's temporal width, which is inversely proportional to the total bandwidth of the chirped signal [4] . In summary, all these applications require significant extension of a PA's operating bandwidth well beyond the conventional narrowband practices.
Common approaches for broadband PAs include distributed amplifiers and balanced amplifiers. In traditional distributed amplifiers, because the voltage waveforms from each stage are added in-phase along the output transmission line, the final amplifier stage generally experiences the maximum voltage swing and enters saturation first, limiting the total output power and posing reliability challenges. Moreover, a significant amount of power will be dissipated at the output termination, leading to a poor overall efficiency. The balanced amplifier, on the other hand, requires 90 couplers at both its input and output, which are generally difficult to realize for a broadband and low-loss on-chip implementation. Therefore, it is desired to develop new design approaches for broadband power amplification with high power efficiency and good signal fidelity. This paper presents a broadband PA topology with a transformer-based high-order output matching network. In addition to performing the differential to single-ended power combining, the network converts the 50 load to the optimum PA load impedance over a large bandwidth to maximize the output power. A design method to convert a canonical third-order bandpass network to the proposed output matching is described in detail. The design space constraints for the matching network implementation, trade-offs between design specifications, and the extension to a high-order network are also presented.
The paper is organized as follows. Section II presents a simplified model to describe the behavior of the optimum load impedance for a power device across a broad frequency range. Section III introduces the broadband transformer based high-order output matching topology and presents the design method starting from a canonical bandpass network. A 5.2-13 GHz deep class-AB PA implemented in a standard 90 nm CMOS process will be demonstrated as a design example in Section IV with its measurement results shown in Section V. To the authors' best knowledge, the presented PA design achieves the highest output power and PAE with a state-of-the-art instantaneous bandwidth among all the CMOS broadband PAs reported to date.
II. THE BROADBAND OPTIMUM LOAD IMPEDANCE
For a given power device and technology, the maximum output voltage is constrained by the device's breakdown and degradation voltage, while the maximum output current is limited by the device size and the input voltage drive. To maximize the output power from a given device, specific load impedance should be presented at the device output ( Fig. 1) [5] . Therefore, the output matching network transforms the standard 50 load to this desired complex impedance. Assuming class-A operation, for maximum output power, this impedance presents an equivalent inductance to resonate with the device nonlinear output capacitance at the operating frequency and a parallel resistive part as the optimum load, determined by the following two equations:
where represents the finite knee voltage of the power device. The optimum load impedance is thus dependent on the operating frequency. Assuming zero knee voltage, the three time-domain plots in Fig. 1 demonstrate the voltage-current waveforms for different values. The voltage swing and the current swing are simultaneously maximized for maximum output power, only when equals . This optimum load impedance is normally determined through large-signal load-pull simulations or measurements.
For a broadband power amplifier design, it is desirable to provide this optimum load impedance across the entire bandwidth to harvest the maximum device output power. Since the device is determined by the breakdown voltage, knee voltage, and maximum output current, while is based on the device parasitic capacitance and the operation mode, to the first order, they can be assumed to be independent of the operating frequency as [6] (3) (4)
The broadband optimum load impedance is then given by a constant load resistance in parallel with an equivalent negative capacitance, as (5) To verify this simplified model, a large signal load-pull simulation for maximum output power is performed for a 90 nm CMOS cascode stage from 5 GHz to 14 GHz (Fig. 2) . The resulting optimum impedances follow a constant conductance trajectory on the Smith chart.
Therefore, to achieve a high power broadband PA, the main challenge is to design the output matching network, which transforms the standard 50 to the device's optimum load impedance across the operating frequency range.
III. BROADBAND OUTPUT MATCHING NETWORK REALIZATION
In this section, we will present a design procedure, which starts from a canonical bandpass network and leads to a transformer-based PA output matching network to provide the desired load impedance across a wide frequency range. Instead of performing numerical optimizations [7] or direct syntheses [8] , the proposed procedure places emphasis on physical design intuition.
Considering a generic third-order doubly-terminated bandpass network (Fig. 3(a) ), at plane A, the impedance to its right must be complex conjugate of its left-side impedance as where the "approximately equal to" is due to the Bode-Fano limit [12] . Comparing (5) and (6), the network high-lighted in Fig. 3(a) can potentially function as the desired matching network. The generic normalized third-order low-pass network prototype and its bandpass configuration are shown in Fig. 3(b) with the coefficients , , and set by the specific network type [9] .
However, a high-power CMOS PA demands an output network with a large impedance transformation ratio and efficient power combining, which cannot be met by a generic 50 doubly-terminated design. To satisfy these requirements, a transformer-based high-order output network is proposed, with its third-order implementation shown in Fig. 4 . The proposed network incorporates a physical transformer with non-ideal magnetic coupling and finite winding inductances. A design methodology to convert a canonical 3rd-order bandpass network prototype (Fig. 3(b) ) into the proposed matching configuration will be introduced in the following sub-sections. Design extension towards an Nth-order network is further presented in the Appendix. Comparing our transformer-based approach with the design method only using Norton-transformation in [10] , the latter provides a moderate impedance conversion ratio which is insufficient for high-power CMOS PA designs. Moreover, it will be shown in the following subsection that the impedance conversion by Norton-transformation directly links the network quality factor with the transformation ratio, thus incurring significant passive losses for designs with large conversion ratios. Furthermore, for a broadband single-ended PA implementation in [10] , the 2nd order harmonic directly falls in band leading to its excessive harmonic leakage. These issues will be readily addressed by the proposed transformer-based output matching network topology.
A. Proposed Output Matching Network Design
Starting with a canonical third-order bandpass network ( Fig. 3(b) ), the design procedure to arrive at the proposed output matching network (Fig. 4) is presented as follows and demonstrated in Fig. 5 .
Step 1: The capacitor is first split into and , with the latter representing the total parasitic capacitance from the pad and the inductor . The inductor is then split into and , with the following relationship: (7) where is the magnetic coupling coefficient of the on-chip transformer to be used in the design.
Step 2: Two Norton transformations are performed on the shunt-series inductors ( and ) and the series-shunt capacitors ( and ). Based on [15] , the two transformation ratios can be calculated as (8) (9) Since the capacitive Norton transform used here down-converts the impedance on its left, while the inductive Norton transform up-converts, the impedances for and are now both scaled by .
Step 3: An ideal transformer with a turn ratio of is then inserted into the network. This results in further downscaling for all the impedances to the left of the transformer by a factor of to maintain impedance matching. If the following two equations are satisfied:
The network highlighted in grey thus directly represents a nonideal transformer with both leakage inductances shifted to the primary side [14] and can be replaced by a physical transformer design with an actual turn ratio of and a coupling coefficient of . The design equation of the transformer's primary inductance is given as (12) Therefore, the proposed network achieves a total impedance down transformation of . Instead of trying to minimize or directly cancel the transformer's leakage inductances, the above design method naturally utilizes them in the matching network to achieve a third-order bandpass function with both impedance conversion and differential to single-ended signal combining. For a third-order bandpass PA output matching, the design space constraints on the realizable networks and trade-offs between design parameters are presented in the following subsections.
B. Design Space Limitation Due to the Quality Factor of the Optimum Load
The quality factor of the optimum load impedance presents the first design limitation on the achievable matching networks. For a given power device at a certain input drive, is inversely proportional to the device current and thus the device width, while is directly proportional to the device width. Therefore, the product of , is to the first order independent of the device sizing, and is only determined by the process technology. The quality factor of the optimum load impedance at is given as (13) where is the maximum device output voltage swing. The quantities and are the saturation output current and the nonlinear output capacitance per unit device width, respectively.
Moreover, can be further expressed in terms of the input drive and the per unit width large-signal equivalent transconductance as (14) where ensures that the device outputs its saturation current and satisfies the reliability requirements.
Then, a frequency quantity can be defined for the given device technology, which associates the device output capacitance and its large-signal transconductance by (15) Note that this quantity benchmarks the device technology's speed at its large-signal operation with saturated output current. Based on (14) and (15), (13) can be simplified to (16) This indicates that a faster device (a higher ), a lower operating frequency , and a smaller allowed output voltage lead to a lower quality factor of the optimum load, when the device delivers its maximum output power.
On the other hand, for a generic third-order bandpass matching network [9] shown in Fig. 3(b) , the loaded quality factor for the first parallel section ( & ) is (17) where is the fractional bandwidth with the center frequency as the geometric mean of and . Since the coefficient is from the canonical network prototype, it
gives an indication of the intrinsic load quality factor for the specific network type at a given . The left side of the matching network show in Fig. 3(b) is assumed to be connected to the device output. Because one can always add extra capacitance at the power device's output to accommodate a high Q matching network, the process technology and the center operating frequency thus determine the minimal load quality factor for the achievable broadband output matching network. This design space constraint, in terms of the network coefficient, can be derived as the following viability criterion: (18) Note that impedance transformation does not change the quality factor of the network. Therefore, for a given device technology, output voltage swing limit, and the target network type, the maximum achievable bandwidth is given by (19) For a target network type (a fixed ), a faster process (a larger ) directly enables implementing a larger absolute bandwidth . Moreover, realizing a given fractional bandwidth will become increasingly more difficult at a higher operating frequency , since this requires a large absolute bandwidth. Most importantly, although the device output voltage swing, i.e., , can be increased by various design techniques such as cascode or breakdown voltage multiplier, it presents a direct trade-off with the maximum achievable matching bandwidth, posing challenges for PA designs targeting both high output power and broad bandwidth simultaneously.
This design limitation is shown in Fig. 6 with a cascode stage implemented in a standard 90 nm CMOS process as an example. At a target absolute bandwidth of 7 GHz, this example can realize a third-order network with the smallest of 0.63, i.e., a Chebyshev network of 0.01 dB ripple.
C. Design Space Limitation Due to the Finite Transformer Magnetic Coupling
Besides the load quality factor, the practical transformer implementation also presents a design constraint on the broadband output matching network due to its non-ideal magnetic coupling. At the center frequency , the loaded quality factor for the series section ( and ) in the bandpass network [ Fig. 3(b) ] is (20) Based on (17) and (20) , for a given fractional bandwidth , the coefficients product of is proportional to the loaded quality factors product of . This product also indicates the intrinsic quality factors for the network type at a given .
In the proposed output network design methodology (Section III-A), since is non-negative (Fig. 5) , and must satisfy the following condition as (21) Fig. 6 . The design space constraint of a third-order network due to the quality factor of the optimum load for the example cascode device in a 90 nm CMOS technology.
Based on (7) and (21), the network design-space limit due to the non-ideal magnetic coupling coefficient can be derived as (22) This is shown in Fig. 7(a) with an octave bandwidth ( of 2 and of 1/2) as the design target. The curve thus sets the boundary for the achievable network types (indicated by the product ) given the physical transformer implementation. In addition, any network design located on the curve of leads to a zero , which means the inductors and can be completely absorbed as the leakage inductances into the physical transformer after the impedance transformation. The different boundary curves for various target fractional bandwidths are shown in Fig. 7(b) . With a of 1/2, the network design space limitation by the finite magnetic coupling is further demonstrated in Fig. 7(c) . For example, to realize a third-order Bessel network with an octave bandwidth, the transformer coupling coefficient must be greater than 0.65. Given a target fractional bandwidth , to extend the achievable network designs to low network configurations, a high coupling coefficient is required. Moreover, at a given , a larger bandwidth design directly leads to a higher for the achievable network, resulting in more mismatch and passive loss. Therefore, a large transformer coupling coefficient is essential in realizing a broadband network, particularly for PA output matching.
D. The Proposed Network's Passive Efficiency and Its Trade-Off With Bandwidth
The previous two subsections demonstrate the practical design limitations due to the optimum load quality factor and the finite transformer coupling, constraining the realizable broadband PA output matching network designs. This subsection will investigate the theoretical passive efficiency of the proposed output network.
The total impedance down-scaling ratio achieved by the proposed network is . Assuming is ignored, i.e., no splitting on the in the step 1 (Fig. 5) , the maximum impedance transformation ratio is then given as (23) This impedance transformation ratio is the product of two factors. The first factor is the impedance down-scaling by the capacitive Norton transformation. This factor shows the challenge of realizing a broadband PA output network by only using Norton transformation, since it presents a direct trade-off between the impedance transformation ratio and the network quality factors. For a given network type (a fixed ), a larger requires a smaller fractional bandwidth, and therefore a larger . This incurs more passive loss and dissipates the extra power generation gained from a larger impedance transformation ratio. The Power Enhancement Ratio (PER) defined in [13] , which takes this passive loss into account and characterizes the actual output power boosting by the matching network, is given as (24) where is the passive efficiency of the output matching. Fig. 8 demonstrates the simulation results for a third-order Chebyshev matching network GHz with all the inductors of an unloaded quality factor of 15. The trade-offs for , passive efficiency , and bandwidth, are clearly shown.
On the other hand, the second factor represents the impedance down-scaling by the transformer. Since the transformer operation is fundamentally independent of the network quality factors, it provides an extra degree of freedom for impedance transformation in addition to the capacitive Norton transform. Furthermore, the indicates that the magnetic coupling coefficient plays a crucial role in the effective impedance transformation ratio by the transformer, since a larger directly enables a larger impedance transformation ratio . This matches the widely-known transformer design intuition that prefers a high magnetic coupling.
In a practical PA output matching design, is generally non-negligible and sometimes even comparable to (Fig. 5) , which significantly compromises the down-scaling ratio by the capacitive Norton transformation. This makes the transformer's contribution more important in realizing a large impedance transformation for high power CMOS PA designs.
E. Design Process Summary
The design procedures to achieve the proposed transformerbased broadband PA output network can be summarized as follows. First, with a given process technology and the target absolute bandwidth , the design space limitation on the network coefficient can be calculated (Fig. 6 ). The practically achievable transformer coupling coefficient and the target fractional bandwidth further limits the network design space in terms of the product (Fig. 7) . Next, the required PER can be derived from the target output power and the maximum output voltage swing of the process, which in turn determines the network type, given the target fractional bandwidth and the transformer specifications. A low Q network is generally preferred, which provides less load mismatches and a higher passive efficiency. The target network should be within the accessible design space set by the two calculated design constraints. If these design steps do not result in a feasible solution, the PA specifications have to be relaxed for a lower output power and/or a smaller bandwidth. Finally, with the output network configuration determined, its component values can be directly calculated based on Fig. 5 . Optimizations may be required to finalize the design and accommodate additional parasitic effects.
IV. A CMOS PA IMPLEMENTATION EXAMPLE
In this section, a CMOS broadband PA will be presented as an implementation example [16] . The design goal is to achieve both narrowband communication with a programmable center frequency [17] and signal amplification with a large instantaneous bandwidth [4] . The PA can be used for wideband signal amplification as well as ultra-wide band radar. The target bandwidth has ratio of greater than 2 (an octave) with a center tone at 9 GHz.
A. The PA Architecture
The PA architecture is shown in Fig. 9 . Operating in a deep class-AB mode, the output stage is a pseudo-differential cascode to enhance the output power capability and reverse isolation. The driver stage operates in class-A mode to improve linearity. Both the output and the inter-stage networks implement thirdorder bandpass configurations. Termination resistors at both the PA's and the driver's inputs decrease their loaded quality factors for bandwidth extension and also reduce the non-linearity due to the bias-dependent capacitances. Overall, the PA receives a balanced input and generates a single-ended output. This configuration is conducive to system integration with a differential on-chip driver and a single-ended off-chip antenna. Moreover, since all the supply and biasing voltages are fed from the center-tap of the inductors, no broadband chokes are required, which simplifies the design.
B. The Output Matching Network
The output matching network implements the proposed transformer-based third-order bandpass configuration based on the above design analysis and the octave bandwidth requirement. Although a higher order network can realize a larger bandwidth, besides demanding a large chip area, it incurs excessive passive loss and degrades the PA efficiency significantly.
The output network is implemented mainly with two top metal layers (a 1.5 m aluminum layer and a 1.3 m copper layer). The 2:1 transformer coupling coefficient is approximately 0.7. After carefully selecting the network coefficients for a low Q network implementation, the inductors and in Fig. 5 are fully absorbed into the transformer with a zero . Therefore, the third-order output network is realized by only two inductor footprints saving considerable chip area. The simulated primary inductance value is 350 pH, resulting in the effective leakage inductances and both around 175 pH. The network layout and the simulated differential load impedance (after absorbing the device output capacitances ) are shown in Fig. 10 . Patterned ground shields are used for the transformer and the matching inductor to reduce substrate losses [18] . After impedance transformation by the output network, the real part of the differential load impedance is centered at 18 and the series imaginary part is kept below 4 to meet the desired optimum load value across a large bandwidth. The simulated total passive efficiency peaks at approximately 8 GHz with a value of 58.6%. The passive efficiency drops at higher frequencies mainly due to metal and substrate loss.
C. The Inter-Stage Matching Network
Since the class-A driver can be approximated as a current source, the inter-stage matching is designed to achieve a third-order constant transimpedance transfer function, which provides an equal driving power across the operation bandwidth (Fig. 11) . However, with termination resistors at the PA input side for a low loaded Q, a generic double-balanced third-order bandpass network results in the same small impedances as Fig. 10 . Simulated output matching network performance and layout. The Z is defined as the load impedance after absorbing the device output capacitance (Fig. 5) . the driver's load. This causes the driver to operate in the current-limited regime and significantly compromises its output power and efficiency. To mitigate this issue, an inductive Norton transformation is performed to boost the load impedance at the driver side and increase the driver's output power. To further enhance the PA total bandwidth, the inter-stage matching network is designed to present a moderate driver gain peaking at around 6 GHz.
V. MEASUREMENT RESULTS
The PA is fully implemented in a standard 90 nm one-poly eight-metal (1P8M) CMOS process with a supply voltage of 2.8 V. Fig. 12 shows the chip microphotograph. Occupying a small core area of mm , the PA is conducive to further integration with additional transceiver circuits to form a complete broadband radio system on-chip. The CMOS PA chip is mounted on a brass substrate using silver epoxy for sufficient electrical ground contact and a good thermal sink (Fig. 12) . This configuration is crucial to minimize the chip temperature during full power operation.
In this section, the experimental results will be presented to characterize the PA's performance in its various operation modes.
A. Small Signal Performance
Because the PA has a differential input and a single-ended output, a full three-port S-parameter measurement is performed to characterize its small signal performance. The resulting differential-mode S-parameters are plotted in Fig. 13 . The small signal gain peaks at 9.6 GHz at a value of 18.5 dB with a 3 dB bandwidth from 5.2 GHz to 13 GHz. This more than an octave bandwidth is achieved through both the broadband PA output matching network and the driver's gain peaking at around 6 GHz. The is better than 10 dB below 14 GHz, and the is lower than 0 dB across the entire measurement frequency range. With the cascode configuration for both driver and power stages, the overall reverse isolation is more than 53.4 dB at frequencies below 14 GHz. The group delay of the entire PA derived from the measured phase is also shown in Fig. 13 , which achieves an average value of 161 ps with a maximum 20 ps variation from 6.6 GHz to 16.5 GHz. This flat in-band gain together with the constant group delay indicates that the PA is capable of amplifying a truly broadband signal with little distortions. The stability factors are also derived from the S-parameter measurement to verify that the PA is unconditionally stable.
B. Large Signal Performance
The output power and PAE at both saturation and 1 dB compression modes are measured and plotted in Fig. 14 . achieves a peak value of 25.2 dBm at 8 GHz with a PAE of 21.6%, and drops by 3 dB at 5.75 GHz and 13 GHz.
To quantify the harmonic leakage at the 1 dB operating mode, both the 2nd and the 3rd harmonic contents at the PA's output are measured with respect to the fundamental tone and shown in Fig. 15 . The 2nd harmonic is below 20 dBc and the 3rd harmonic is below 25 dBc without any off-chip filtering. Although the 2nd harmonic is generally significant for deep class-AB operation and falls in band for the frequency range of this PA design, it is largely attenuated through the commonmode rejection of the on-chip output transformer balun. The third-order harmonic is mainly filtered out by the inter-stage and the output matching networks. 
C. Amplifying a NarrowBand Modulated Signal
Next, the PA's performance is characterized with a narrowband modulated signal, generated by a vector signal generator. An off-chip 180 hybrid coupler provides single-ended to differential conversion for the input signal. After down-conversion and low-pass filtering, the EVM of the PA's output is measured by the vector signal analyzer. The EVM results for QPSK and 16QAM modulations both at 5 Ms/s versus different input powers are shown in Fig. 16 . The power gain remains flat versus the input power. At the 5 dBm input 1 dB compression point, the EVMs for a QPSK signal and for a 16QAM signal are 2.5% and 5%, respectively. This difference in EVM is mainly because the 16QAM signal is more susceptible to AM-AM and AM-PM distortion generated by the PA. Fig. 17 shows the EVM performance summary at the PA's 1 dB compression point across the band. The QPSK EVM and 16QAM EVM are below 3.6% and 6% respectively for the high frequency band (below 13 GHz). At the low frequency range, a smaller output power together with a lower EVM is possibly due to the saturation of the driver prior to the power stage. Other linearization techniques can be superimposed onto the proposed PA architecture to further improve the EVM [19] .
These EVM results demonstrate that the PA is capable of transmitting a narrowband modulated signal with a programmable center-tone across a large frequency range, which is suitable for applications such as smart antennas or cognitive radio systems.
D. Transmitting a BroadBand Signal
To evaluate the PA's performance when amplifying a truly broadband signal, a bit-error rate (BER) based measurement setup is used (Fig. 18) . A truly broadband pseudo-random-bitsequence (PRBS) signal generated by a pulse pattern generator (Anritsu MP1763C) is low-pass filtered, up-converted to 9 GHz using an off-chip mixer, and then fed into the PA. The PA output signal is down-converted to the baseband using the same LO frequency and the corresponding BER is measured by an error detector (Anritsu MP1764C). The PA's output power is monitored simultaneously. This BER based setup directly characterizes the waveform distortion introduced by the broadband PA, and is preferred over the pulse based measurement approach in [20] , since the former provides a measurement more sensitive to accurate timing and quantization resolution.
The BER results versus the PRBS data rate are summarized in Fig. 19 . Continuously monitored over a 14 hour period at 21.5 dBm output power for each measurement point, a BER better than is achieved up-to a 7.5 Gb/s data rate. The data rate can be potentially doubled by employing quadrature modulation. The eye-diagram of the down-converted signal is also observed using a digital oscilloscope as shown in Fig. 19 . At a data rate of 5 Gb/s, the eye-diagram with the PA shows negligible degradation at an output power of 21.5 dBm and a PAE of 11.2%. The sine-wave shape of the eye is mainly because of the low-pass filtering effects of the up-and down-conversions. This good waveform fidelity is due to the flat in-band gain and group delay of the PA. The BER and eye-diagram measurements fully verify the PA's capability of amplifying truly broadband signals for applications, such as advanced RF imaging and biomedical sensing.
A performance comparison with recently reported siliconbased broadband power amplifiers is listed in Table I . The presented PA in this paper has achieved the highest maximum and PAE with a state-of-the-art instantaneous bandwidth among all the CMOS PA designs.
VI. CONCLUSION
In this paper, a broadband PA topology with a transformer-based high-order output matching network is proposed to achieve the optimum load impedance across a large bandwidth for the maximum output power. A design method is presented to convert a canonical doubly-terminated bandpass network to the proposed output matching topology, which realizes both impedance conversion and differential to single-ended power combining. As a design example, a deep class-AB PA is implemented in a standard 90 nm CMOS process. Operating from 5.2 GHz to 13 GHz, the PA achieves maximum of 25.2 dBm at a peak PAE of 21.6%. The EVM measurement results verify that the presented PA is capable of transmitting a narrowband modulated signal with a programmable center tone. Moreover, the PA's functionality of amplifying a truly broadband signal is confirmed by BER and eye-diagram measurements.
APPENDIX EXTENDING THE PROPOSED MATCHING NETWORK TO THE NTH-ORDER CONFIGURATION
The proposed transformation method for a third-order bandpass matching network can be extended to a high-order configuration (Fig. 20) . For the odd order case , the total network conversion requires n inductive Norton transformations/transformer mappings and n capacitive Norton transformations. For the even order case , the conversion demands n inductive Norton transformations/transformer mappings and capacitive Norton transformations. The total impedance transformation ratio for both cases can be obtained as (A3) where and represent the turn-ratio and the magnetic coupling coefficient for the ith physical transformer design used in the network.
The network design space constraints due to the finite magnetic coupling coefficient of the ith transformer and the power device's optimum load quality factor are given as (A5) (A6)
